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ABSTRACT
Low Voltage Vertical Recording Preamplifier
for Hard Disk Drives. (August 2004)
Mellachervu Ramachandra Murthy, B.Tech., Indian Institute of Technology, Madras
Chair of Advisory Committee: Dr. Jose Silva-Martinez
Higher data rate hard disk drives(HDD) and improved read channel electronics are
demanding preamplifier performance be extended well beyond 1 Gb/s. Historically,
preamplifier power requirements were of low priority; however, with increased demand
for battery powered devices such as laptops, MP3 players, personal video recorders,
and many other wireless hand-held devices, power consumption has become an impor-
tant design parameter. Furthermore, in order to continue to increase drive capacities,
new read-write head technologies(vertical recording and TGMR heads) are demand-
ing innovative preamplifier circuit solutions. Today’s production preamplifiers possess
a wide band response of 2.5 MHz-600 MHz; however next generation preamplifiers
will require response greater than 250 KHz-1 GHz. Low corner frequencies below 250
KHz present read recovery (sleep-to-read, write-to-read, etc) challenges which can
limit drive capacity.
This project targets a > 2 Gb/s TGMR (tunneling giant magneto-resistive) read
path for vertical recording HDDs. A high performance BiCMOS process(IBM’s 0.5µm
5HP process) is essential due to the large transconductances, low noise and high speed
requirements of the read path’s first stage.
System frequency limitations at the input are a result of the large TGMR read
sensor and preamplifier input capacitance. Due to read head and preamplifier manu-
iv
facturing variations, resistive feedback around the first stage is used to set a controlled
input impedance targeted to match the interconnect transmission line. Head resis-
tance variations lead to gain variations; however, the TGMR element becomes more
sensitive with larger resistance. This, to a first order approximation, acts like an
automatic gain control and reduces variations in gain due to the head.
vTo Sruti
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1CHAPTER I
INTRODUCTION
Higher data rate disk drive and faster read channel electronics are demanding the
preamplifier performance be extended beyond 1-Gb/s. The way information is stored
on the magnetic media is also changing to achieve higher data density. Magnetic
dipoles are being placed vertically(vertical recording) rather than horizontally to pack
more data onto the magnetic media.
Traditionally, the preamplifier has been designed using bipolar technologies be-
cause of the low noise, high frequency and high gain requirements. But with CMOS
read-channels overtaking the bipolar read-channels the stress has been towards re-
alizing preamplifiers in digital CMOS for future integration possibilities [1]. With a
purely CMOS preamplifier integrating the AGC and low pass filter onto the pream-
plifier is feasible. In such a scenario the read-channel becomes a purely digital system.
This can lead to lower prices and higher integration of the read channel with other
blocks.
A. CMOS vs SiGe
Keeping up with the rising data rates with digital CMOS is very difficult. The most
recent work using a CMOS(Complementary Metal Oxide Semiconductor) process for
MR/GMR 1 head preamplifier achieves a data rate of 1-Gb/s [2]. SiGe BiCMOS
processess provide very high ft bipolar transistors that can be used to build high
speed preamplifiers at manageable costs.
Style and format follow IEEE Journal of Solid-State Circuits.
1Giant Magneto Resistance
2The current state of the art preamplifier is designed for 2.2 Gb/s data rates using
0.35 µm SiGe 45 GHz BiCMOS process for desk top disk drives. These preamplifiers
use ±5V to achieve these rates2.
B. Goals of the project
This project aims for a 3-Gb/s Vertical Recording Preamplifier with Tunneling Giant
Magneto Resistance(TGMR) in a 0.5 µm BiCMOS(Bipolar and CMOS) process with
vertical NPN transistors having ft upto 30 GHz. The supplies used(3.3/-2.1 V) cater
to the needs of the mobile applications. The preamplifier comes with a DC offset at
its input due to the DC biasing needed by the read head and hence has a high pass
corner. Vertical Recording requires this corner to be as low as 250 KHz(τ = 4µs).
Achieving this can be a challenging task especially when the preamplifier needs to
switch from the write mode to the read mode very fast(≈ 50ns).
The preamplifier must also have gain, bandwidth and high pass corner program-
ability for different reasons. Gain programability is required to help the read channel
VGA over come the media variations and the read head height fluctuations as it is
flying over the magnetic media. The bandwidth programmablity becomes important
when the SNR degrades. Reducing the bandwidth improves the Signal to Noise Ra-
tio(SNR) when the signal power during a particular section of the data is not high
frequency. The high pass corner needs to be changed to higher frequency values
during switching from write to read mode. Higher frequency corners improve the
switching times.
Due to the different functionalities, the preamplifier has been divided into three
stages realizing the different requirements of the preamplifier. The first stage acts
2http://eu.st.com/stonline/prodpres/dedicate/datastor/preamp/preamp.htm
3like a low noise amplifier and gives the maximum boost(≈ 36dB) to the signal. The
second stage is used to realize the programmable bandwidth and high pass corners.
The last stage is used for programmable gain. The last two stages give a combined
gain which varies from 5dB − 10dB.
C. Thesis Guide
A brief description of what is to follow is given below. The thesis has been divided
into 4 different chapters.
Chapter II deals with a system description of the hard disk drive and the pream-
plifier. The design challenges are presented and a few known ways of solving the
problems faced are given.
The core of the thesis is in Chapter III. This chapter defines the specifications of
the preamplifier. The architecture used is described and the innovations with respect
to stability of the first stage and the problem of signal feedthrough are described.
Chapter IV includes the post layout simulation results for gain, bandwidth and
high pass corner. Gain and bandwidth are shown to have single bit programability
while the high pass corner has 2-bit programmability. The input resistance plots and
linearity are also shown. The conclusions derived during the project have also been
presented.
4CHAPTER V
HARD DISK DRIVE AND PREAMP
In this chapter we are going to study the basic architecture of the Hard Disk Drive
and we will also see the importance of the preamplifier in this system, the challenges
faced by it compared to conventional amplifier structures. Some of the architectures
for preamplifiers will also be discussed.
A. Hard Disk Drive
Hard Disk Preamp VGA LPF Sampler and FIR
AGC Clock Recovery
ADC
Ref Clk
Fig. 1. The analog front of the hard disk drive
Fig.1 represents a block level diagram of the Hard Disk Drive analog front. The
read head moves very close to the magnetic media. The signal coming through the
read head can vary quite a lot because of height variations. An essential requirement
of any communication system is to be able to improve data transfer and error rates
which are usually done with the help of signal shaping, bandlimiting and automatic
gain control. Such circuits ensure that the signal shaping and amplitude are optimal
for data detection.
The data on the disk is stored using NRZI(Non Return to Zero Inverted) [1]
coding method. Whenever a logic one is encountered there is a change in the direction
5of the magnetic flux on the HDD(hard disk drive) while a zero produces no change. A
series of ones hence produces a stream of alternating magnetic flux. The data density
increases by encoding it. Sometimes zeroes are introduced in between continuous
stream of ones for easier recovery of the signal. The data recovery is dependant on
successful detection of data peaks. This is achieved by looking at the signal derivative
and assigning ’1’ to time window in which it crosses zero. Errors however occur when
zero crossing occurs in the wrong time window due to intersymbol interference, noise
and phase distortions introduced due to the limited bandwidth of the electronics. To
keep this to a minimum, wide-band low-noise amplifiers must be used with an almost
constant group delay. Group Delay is the rate of change of the total phase shift with
respect to angular frequency, dθ /dω , through a device or transmission medium,
where θ is the total phase shift, and ω is the angular frequency equal to 2pif, where f
is the frequency.
B. Preamplifier
The preamplifier is the first stage of the analog front of the hard disk. The module
is placed close to the read head to keep interconnections(flex) as small as possible.
Usually this is on the rotating arm inside the Drive Enclosure(DE) to shield it from
external interference. Being the first stage of the system it has to be low noise. The
signal comes to the preamplifier from the read head through a flex, an extremely light
cable. The critical data information is present over a broad range of frequencies so
it is necessary to match the input impedance of the preamplifier to the cable over a
broad range of frequencies and is usually done through resistive matching.
Broadly the preamplifier is divided into 2 stages to realize its different require-
ments. The first stage provides most of the signal boosting and will be called the
6input stage of the preamplifier. The second realizes the programmable gain, high pass
corner and bandwidth of the preamplifier and is called the backend of the preamplifier.
1. Design Challenges
There are a few characteristics that make the preamplifier different from the usual
amplifiers. The read head is such that its resistance varies with the magnetic field.
Hence when biased with a constant DC current the voltage across it changes and this
is sensed by the preamplifier. There is an optimal DC biasing point of the read head
for it to be maximally sensitive. This means that there is always a DC offset at the
amplifier’s input which when coupled with the gain requirement is enough to send
the usual amplifiers to rail. Hence it is essential to incorporate DC offset cancellation
in these amplifiers for proper functioning.
Given the gain and bandwidth requirements of the modern day preamplifiers it
is almost impossible to design them in CMOS(Complementary Metal-Oxide Semicon-
ductor) technologies. The BiCMOS(bipolar and CMOS) on the other hand combines
high transconductance of the bipolar as well as the low voltage capabilities of the
MOS which can be exploited to design the low-voltage high speed preamplifiers.
Vin Cp
Cp
Rs/2
Rs/2
Fig. 2. Input drivers of the preamplifier along with the decoupling caps and parasitics
Traditionally the preamplifiers have been used along with a decoupling capacitor
7to take care of the dc offset problem as shown in Fig.2. But these on-chip decoupling
capacitors bring additional design issues.
To improve the data density on the disk the magnetic poles are being placed
vertically rather than horizontally. This is critical as the servo information which is a
part of the overall data information streaming through is usually low frequency and for
Vertical Recording becomes very low frequency≈100KHz-1MHz. Trying to realize this
using the conventional decoupling capacitors means a lot of area. Also these capacitors
come along with the parasitics which kill the high frequency performance of the
preamplifier by introducing parasitic poles. In Fig.2 it is seen that the pole’s frequency
due to the parasitics is given by ωp ≈ 2Gs+GpiCp . Gpi is the equivalent resistance seen at
the base of the common emitter transistor.
Mobile applications present new difficulties to the Hard Disk Drives. One of the
more important ones being the realization of the system using lower supplies. Desktop
preamplifiers conventionally are designed using 5V dual supplies for the input stage
of the preamplifier and just 5V supply for the backend of the preamplifier. The dual
supply for the input stage is essential for differential input preamplifiers as the read
head common mode is biased near the ground [3]. This prevents arcs across the
disk and the read head space which can completely damage the read-head and make
the whole disk useless. With the common mode of the input source already near
the ground there is no head room for circuitry without the dual supplies. ”Mobile”
preamps will be using much smaller supplies.
2. Architecture Survey
The preamplifier architectures can be divided into four broad categories. They are :-
81. Voltage biased voltage sensing scheme, ∆Vs = (∆Rh/Rh)Vb
1.
2. Voltage biased current sensing scheme, ∆Is = −(∆Rh/R2h)Vb.
3. Current biased voltage sensing scheme, ∆Vs = ∆RhIb
2.
4. Current biased current sensing scheme, ∆Is = −(∆Rh/Rh)Ib.
Of these the voltage-bias voltage-sense and current-bias current-sense schemes
are popular because the final gain is ∝ ∆Rh
Rh
which is independant of the variations in
the thickness of the read head and hence the system gain is stable [4].
A0  
  
  
  




Re
Rmr
C
Vb
Vo
Go
OTA
Amplifier
Fig. 3. Voltage bias voltage sensing scheme
Fig.3 gives an understanding of how to voltage-bias and then voltage-sense the
signal due to variations in the read head. The feedback OTA(Go) along with the
capacitor(C) decides the high-pass corner. This can be looked at like an integrator
in feedback which ensures that the negative terminal of the amplifier A, is fixed to a
DC bias at low frequencies. At higher frequencies the feedback eases and allows the
1Rh is the resistance of the read head which varies with the magnetic field, Vb is
the DC voltage bias across the read head.
2Ib is the DC current bias through the read head
9  
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
A0 Vo
C
Go
Rmr
Ib
Rd
Vref
OTA
Amplifier
Fig. 4. Current bias current sensing scheme
signals through. The small signal response of this circuit is given by3,
V0
Vin
=
A0
1 + GoRmr
s(Re+re)C
⇒ V0 = Vb∆Rmr
Rmr
A0
1 + GoRmr
s(Re+re)C
(5.1)
A0 is the DC gain of the amplifier shown in Fig.3. While G0 is the transconduc-
tance of the feedback OTA. Vin is the signal generated due to the read head and is in
series with the read head resistance(Rmr).
Fig.4 shows us a way to realize the current-bias current-sensing scheme. The
response for this circuit is given by4,
V0
Vin
=
A0Rd/(Rmr + rs)
1 + GoRd
s(Rmr+rs)C
⇒ Vsout = Ib∆Rmr
Rmr + rs
A0Rd
1 + GoRd
s(Rmr+rs)C
(5.2)
In the voltage-bias voltage-sense scheme there is a fixed DC voltage across Rmr.
When this changes the current through the read head becomes Vb
Rmr+∆Rmr
then iRmr ≈
Vb∆Rmr
Rmr
. iRmr is the signal component of
Vb
Rmr+∆Rmr
. Similarly in the current-bias
current-sense scheme we have iRmr = Ib∆Rmr. This relation is exact while the previous
is an approximation for very small ∆Rmr
Rmr
.
3re unless otherwise mentioned is 1/gm of the bipolar transistors and rs = 1/gm of
the MOS transistors.
4Vsout is the signal coming out of the preamplifier
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Fig. 5. Current bias scheme which common mode sense voltage to DE
The potential difference existing between the read head and the hard disk is
critical and should be under control. One way of doing this would be to sense the
common mode voltage of the read head as shown in Fig.5 and make the DE potential
also similar. The AC response of this circuit is given by,
V0
Vin
=
2Rc/(Rmr + 2re)
1 + G02Rc
sC(Rmr+2re)
⇒ Vsout = ∆RmrIbA2Rc/(Rmr + 2re)
1 + G02Rc
sC(Rmr+2re)
(5.3)
It is not possible to use decoupling capacitors directly with bipolar input drivers.
The bipolar transistors have a base bias current which will keep charging or discharg-
ing the decoupling capacitor and hence the operating point of the bipolars is not fixed.
One way to overcome the problem is to use decoupling caps with bipolar transistors
as shown in Fig.6. When there is an offset at the input and the decoupled input
of the diff-pair driver is different from V2 then capacitor is going to be charged by
the (ib1 − ib2)/2 till ib1 = ib2. The high pass corner of this circuit is given by the
decoupling cap and the rpi of the BJT input drivers. The output frequency response
is given by,
11
V0
Vin
=
GmRCrpi
Rmr/2 + rpi + 1/sC
(5.4)
R
c
R
c1 : 2
V1
V2
V2
ib2
(ib1+ib2)/2
(ib1−ib2)/2
ib1
Ibias
VCC
Vin
Vout
Fig. 6. Decoupling the inputs of the differential pair using feedback
H
B
Fig. 7. Barkhausen noise
Another architecture uses magnetic feedback to reduce the non-linearity, polarity
asymmetry and barkhausen noise of the read head. Barkhausen noise is caused due
to the pinning and then releasing of the magnetic dipoles to microstructural obstacles
like grain boundaries and non-metallic intrusions. Hence the magnetic induction(B)
doesnot vary smoothly with the external magnetizing force(H) as seen in Fig.7.
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Fig. 8. Architecture to remove read head non-linearity,polar asymmetry and magnetic
noise
Fig.8 shows an architecture based on magnetic feedback. The change at the
output sends a current in the coil through R2, sets the feedback and cancels the field
due to the data on the read head. Depending on how good this cancellation holds
across the active area of the sensor, any change in the magnetization of the sensor
is suppressed. Hence the voltage change varies linearly with magnetic field and the
nonlinearities, polarity assymmetry and Barkhausen noise are suppressed.
The noise in the preamplifier is characterized by two sources which are usually
correlated. It is possible to introduce a transformer [5] before the preamplifier(Fig 9)
to improve the noise already present. The total noise after introducing the transformer
is given by,
v2tn = v
2
hn +
v2an
N2
+ 2γ(ω)vanian|Zh|+N2i2an|Zh|2 (5.5)
γ is the correlation coefficient of the voltage and current noise. This equation
shows that the noise is dependant on N, the turn ratio in the transformer and hence
13
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Zh van
i
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v
anZh
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N:1
Fig. 9. Using a transformer to improve the noise performance of the preamplifier
can be minimized with respect to N. Hence the turn ratio for minimal noise is,
N =
√
van/ian
Zh
(5.6)
The above techniques show some very basic but useful techniques used to build
preamplifiers. Figs. 3-5 especially show us the way to generating offset cancellation
using OTA-C structures in feedback. The same technique has been used in the project
architecture instead of simple decoupling capacitors to generate very low, high pass
corner frequencies.
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CHAPTER VI
3 GB/S VERTICAL RECORDING PREAMPLIFIER
A rule of thumb to decide the bandwidth required to transport data at 3Gb/s is
BW = (0.6)·(Data−rate). This means the required bandwidth for the preamplifier is
at least 1.8 GHz. The preamplifier also has programmable bandwidth, programmable
high-pass corner, programmable gain, noise, THD, broadband input matching and
write to read time specifications. The details are given in Table. I.
Table I. Specifications for the hard disk drive at 3 Gb/s
Sno Parameters Values
1 Gain 200V
V
2 Bandwidth 1.8 GHz
3 High Pass Corner 250 KHz
4 Noise 1.9 nV√
Hz
at 100 MHz
5 THD 0.5%, Voutpp = 300mV
6 Rin 70 Ω
7 TW−R 50 ns
8 PSRR -50dB
9 CMRR -50dB
10 VEE -2.1 V
11 VCC(input) 3.3 V
12 VCC(backend) 1.2 V
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A. Basic Architecture
The read path of the preamplifier is split up into 4 stages(Fig.10).
1. Read Input Stage(RIS): This block interfaces with the read-head through the
flex. Since this is the first block and has a large gain, noise becomes a critical
design parameter [2].
2. Read Middle Amplifier(RMA): The variable bandwidth and boost requirements
are met here to overcome process and head variations. This stage usually in-
cludes circuitry to compensate for thermal asperity too.
3. Read Secondary Amplifier(RSA): This stage implements the variable gain of
the read path to compensate for process and head variations. This also is the
final stage of the preamp and needs to match its output to the interconnect
between the preamplifier and the read channel.
4. Magneto Resist Biasing Stage(MRBS): This block takes care of the biasing of
the read head1.
B. Important BJT Device Physics
Two important transistor parameters to be considered are β and ft. Both vary with
bias current [6].
1. β dependance on bias
The base current of the transistor consists of two major components. Fig.11 shows
a crude profile of a vertical NPN transistor. It highlights one of the reasons for the
1The differential biasing of the Rmr has not been dealt with in the project.
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Fig. 10. The read path architecture for the current project
occurrence of the base current i.e. injection efficiency. The majority carriers of the
base diffuse back into the emitter creating the base current which is given by Eq (6.1).
E
B
Cn
Electrons diffuse into base
E B C
p
the emitter
Holes diffuse into
This process 
efficiency
determines injection n+
Fig. 11. Cross section of a vertical PNP transistor
IB1 =
qADp
Lp
pnE(0) (6.1)
The second source of base current is recombination of electrons and holes occur-
ring at the base and it is proportional to the minority-carrier charge in the base.
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Qe =
1
2
npB(0)WBqA (6.2)
IB2 =
Qe
τb
=
1
2
npB(0)WBqA
τb
(6.3)
τb is the minority carrier life time in the base. Fig.12 shows the concentration
profile of a bipolar transistor and depicts how the recombination process leads to
a base current. Electrons are injected into the base depending on the base-emitter
voltage. These recombine with the holes because of the excess number of holes present.
But the recombined holes need to be replenished to maintain the concentration profile
and are provided by the base current. Effectively the base current is flowing all the
way to the emitter.
x=W B
EEB
n nE
p pB(x)
n pB(x)
p nE
EBC
n nC
p nC
Electron and hole recombine
Holes injected into the baseto maintaing concentration profile
Emitter Base Collectorx=0
Electron in injected into base
Fig. 12. Concentration profile of an NPN transistor
Hence we can write,
IB = IB1 + IB2 =
(
qADp
Lp
n2i
ND
+
1
2
npBoWBqA
τb
)
e
VBE
VT = ISe
VBE
VT (6.4)
Since βF = IC/IB(forward current gain) we can write
2,
2IC is the collector current in the transistor.
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βF =
1
W 2
B
2τbDn
+ Dp
Dn
WB
Lp
NA
ND
(6.5)
Now as the bias current is reduced the recombination current becomes the dom-
inant base current and is given by3,
IBX ≈ ISXe
VBE
mVT ;m ≈ 2 (6.6)
Since IC = ISe
VBE
VT we can write the low bias current gain as,
βFL ≈ IS
ISX
(
IC
IS
)[1−(1/m)]
(6.7)
IC
IB
V BE
ln
 I
(lo
g s
ca
le)
Region 1 32
(linear scale)
Fig. 13. Variation of IB and IC with VBE
Hence we see that βF is not constant but varies as
√
IC at very low currents.
When the currents start becoming high, IC starts decreasing as the bias voltage VBE
starts increasing. This is partly due to high level injection. In this region,
3The subscript ’X’ denotes the low current region, ’H’ denotes high current.
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βFH ≈ I
2
SH
IS
βFM
1
IC
(6.8)
Fig.13 shows the base and collector currents as function of the base-emitter
voltage and Fig.14 shows variation of βF directly with IC .
T=125 C
T=25 C
IC (log scale)
2
T=−55C
Region 1 3
fβ
Fig. 14. Variation of β with IC
2. ft dependance on bias conditions
Using the small signal equivalent circuit shown in Fig.15, the small signal high fre-
quency current gain can be calculated as,
β(jω) =
β0
1 + β0
Cpi+Cµ
gm
jω
(6.9)
ωT is the frequency where the current gain is unity. Hence one can also write,
ωT =
gm
Cpi + Cµ
⇒ τT = 1
ωT
=
Cpi
gm
+
Cµ
gm
(6.10)
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Fig. 15. Small signal equivalent circuit for calculation of ft
Cpi is the sum of base charging capacitance Cb and the emitter-base depletion
capacitor Cje. Hence Eq(6.10) can also be written as,
τT =
Cb
gm
+
Cpi
gm
+
Cµ
gm
= τF +
Cpi
gm
+
Cµ
gm
=
W 2B
2Dn
+
Cpi
gm
+
Cµ
gm
(6.11)
IC(log scale)
f T
Fig. 16. fT variation with IC
τT is dependant on IC through gm. Decreasing IC hence increases τT hence
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decreasing fT . For higher currents this model is incomplete. τF starts increasing
for higher current caused by higher injection levels and Kirk effect, the same factors
responsible for the decrease in βF . This effect is shown in Fig.16
C. Proposed Read Input Stage
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Fig. 17. RIS schematic
The main design consideration of the RIS is to give sufficient boost to the sig-
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nal without adding a lot of noise to it while maintaining a matched resistive input
impedance to the flex. The schematic diagram of the RIS is shown in Fig.17. This
differential circuit can be broken down into its half circuit for simplicity. The half
circuit is of the input stage is shown in Fig.18.
Q3 Q4
Q2Q1
Vin/2
Vout/2
R
L
R
L
R
F
G ML
V SW
R MR/2
Ib
3Ib/8 3Ib/8
Vbias
VCC
4C
VEE
Fig. 18. RIS schematic half circuit
At DC and low frequencies the feedback from the OTA ensures that the base of
Q2 follows the base of Q1 and the outputs are held together. Thus at low frequencies
there is no signal at the output. At higher frequencies the capacitor gets shorted and
the feedback loses steam. High frequency variations donot go through to the base of
Q2 allowing the signal to go through. The currents at the cascoded low impedance
nodes(emitter of Q3 and Q4) allow large gains with the low supplies.
For the input to be low noise large transistors are used; this reduces thermal
noise(4kTR) due to parasitic resistance. Fig.19 shows the cross-section and top view
of a bipolar transistor. By increasing the area of the transistors i.e. increasing the
23
length of the emitter the parasitic resistance shown reduces because of an increase in
the number of parallel paths.
Em
itter
Base Contacts
Emitter
Base Contacts
Collector
Collector
Base
B
ase
Fig. 19. Reduction of parasitic resistance due to area
To get maximum bandwidth, the input drivers must be biased according to
Fig.16 near the peak ft of the transistors. To get the required gain from this stage
with given supplies one doesnot have enough headroom and hence one has to reduce
the DC currents in RL to reduce the headroom requirements. This is done with help
of current sources attached to the low impedance cascoded node(3Ib/8) to reduce
current flowing through the load resistances.
1. Realization of Large Time Constants
The RIS is designed for a very low high pass corner. The specified corners are achieved
in the RMA using a resistor, capacitor bank which are more reliable than the transcon-
ductance of the MOS transistor. To be able to do this it is necessary to generate very
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Fig. 20. Generation of low transconductances
low frequency corners(around 10 KHz) in the RIS so that it doesnot interfere with the
corner generated in the RMA stage. To be able to do this very large time constants
need to be generated. This is being done in the RIS(GmL) using current division
techniques as shown in Fig.20 [7].
The transconductance of this circuit can be shown to be,
gm =
√
IbµnCox
(M + 1)
W
L
; (6.12)
By increasing M one can get really low values of gm without having to reduce Ib,
which might have to be done using a lot of current mirrors taking up a lot of silicon
area.
Other ways can be used to generate large time constants. Impedance scalars are
frequently used in biomedical applications where the time constants are very large [7].
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Fig. 21. Impedance scaler
One of the impedance scalers [8] uses current mirrors to amplify the capacitors to get
large time constants. The detailed circuit diagram is shown in Fig.21.
A small signal excitation at the input sends a current iin through the capacitor
C. This gets amplified by the current mirror and draws a total current of (N + 1)iin
from the input. This means that the capacitor is scaled by a factor N +1. Analyzing
this circuit with a very simple model as shown in Fig.22 we arrive at the equivalent
capacitance to be,
Zeq =
1
s(N + 1)C
+
1
gm + sCp
(6.13)
Hence for low frequencies the capacitance seen is (N +1)C and for high frequen-
cies it is ≈ Cp.
Another very interesting way of generating large time constants is using volt-
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Fig. 22. Analyzing the impedance scalar
age/current dividers as shown in Fig.23. Analyzing the circuit we can write,
τ = (
R1R2
R3
+R1 +R2)C (6.14)
In (6.14) we can have R1, R2 >> R3. Hence we can have large time constants.
The idea is to reduce the current ultimately going into the feedback capacitor.
C
R1
R2
R3
Vi
Vo
Fig. 23. An interesting way to generate large time constants
This can still be reduced by splitting R2 again in a nested fashion into a resistance
in series with two parallel resistances. This reduces the current again depending of
the resistors and hence one can get very large time constants. The problem with this
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though would be the noise generated by the resistances used.
Vin+
Rmr/2
R
f
Cpi Cpi
Rpi
Gm
Cdc
CpCp RL
Vo
Fig. 24. Half circuit analysis of the RIS input stage
2. Half Circuit Frequency Analysis
Fig.24 is a small signal representation of the RIS half-circuit. Frequency analysis
shows that,
Vo
Vin
= − 2Gmr
(2Gmr+Gf )GmL
sCdc
+
s2CpCpi+s(Cp[Gpi+2(2Gmr+Gf )]+CpiGL)+GL[Gpi+2(2Gmr+Gf )]+GfGm
2Gm
(6.15)
The denominator has been divided into two parts. One of these represents the low
frequency high pass behaviour of the circuit and the other reflects the high frequency
behaviour of the circuit. For the low frequencies the Eq 6.15 can be written as,
Vo
Vin
= − 2Gmr
(2Gmr+Gf )GmL
sCdc
+
GL[Gpi+2(2Gmr+Gf )]+GfGm
2Gm
(6.16)
The midband gain is hence calculated to be,
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Fig. 25. Miller capacitor to stabilize the circuit
Adc = − 4GmrGm
GL[Gpi + 2(2Gmr +Gf)] +GfGm
≈ −
(
4Rf
Rmr
)
||
(
GmRL
)
; (6.17)
The high pass corner is given by,
ωHP =
AdcGmL
Cdc
(6.18)
The higher frequency response of the circuit can be approximated as,
Vo
Vin
=
−4GmrGm
s2CpCpi + s(Cp[Gpi + 2(2Gmr +Gf)] + CpiGL) +GL[Gpi + 2(2Gmr +Gf)] +GfGm
(6.19)
The Rf feedback in the RIS can sometimes be unstable because there are no
dominant poles in the system and the loop gain doesnot have enough phase margin.
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One way to compensate this loop would be using a Miller capacitor(Fig.25). But this
reduces the bandwidth of the system drastically. So, we compensate the loop with
pole-zero pairs(Fig.26).
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Fig. 26. Introduction of zero in the loop to stabilize it
To understand this in more detail we break the loop at the input driver transistor
and analyze the open loop circuit4. The open loop circuit approximately looks as
shown in Fig.27. Analysing this circuit one can write,
Aopen−loop =
(1 + ητs)(1 + τs)
ηs2τ 2 + (β + 1)(η + 1)τs + 2β + 1
(6.20)
where τ = (RFC0)/2 and β =
2RF
Rmr
.
The zeroes are located at ωz1 = −1/(ητ);ωz2 = −1/τ and the poles are at
ωp1 =
−1
(η+1)τ
;ωp2 =
−β(η+1)
ητ
. ωz1 and ωp1 cancel each other as they are very close
4η = C2/C1(Fig.26).
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together but ωp2 is very far away. Hence ωz2 acts like the compensating zero. The
pole created is far away to be of any consequence.
Ao(s)
vin
C
0
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F/2
R
F/2
R
M
R/2
vo
η C
0
VCC
Fig. 27. Open loop diagram for the zero compensation scheme
The capacitor ηC0(Fig.27) might seem unnecessary but a simple analysis of Fig.28
shows that,
Aopen−loop =
1 + τs
β + 1 + τs
(6.21)
The effect of η is that it pushes the high frequency pole still further away and
reduces its effect on the bandwidth of the system.
Hence forth high frequency analysis can be done using inspection if we assume
that the other end of the input drive transistors is a DC. This is quite a valid as-
sumption because all the high frequency signals are filtered out by the low pass filter.
It is important to see the parasitic capacitors Cpi in the light of signal feedthrough.
The signal at higher frequencies will couple from one driver to the other and it is im-
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Fig. 28. Open loop diagram for the simple zero compensation scheme
portant to design the buffer5 such that it doesnot effect us. The signal coupling leads
to a formation of an unwanted zero which is dependant on the transconductance(gm)
of the buffer driver MOS. It is necessary to push the zero to higher frequencies so
that it doesnot effect us.
Fig.29 depicts the half circuit at high frequencies. As mentioned before the MOS
driver gate has been grounded to represent that this node is silent to high frequency
signals. The output gain at high frequencies taking a simple Rf feedback without
capacitors for zero is given by,
Vo
Vin
=
1
A1
1 + sCA1
GmL
+
s2[CCgs+Cpi(C+Cgs)]
gmNGmL
1 + s
[
2C
GmLAo
+ Cgs
gmN
+ gpi(C+Cgs)
gmNGmLAo
]
+ s2
[2CCgs+Cpi(C+Cgs)]
AogmNGmL
(6.22)
The terms used have been shown in Fig.29. A1 = GmLRGmL where RGmL is the
output resistance of the low transconductance OTA. Ao = GmRL when Gm is the
5The source follower after the low pass filter in the RIS half circuit is a buffer.
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transconductance of the input drive BJT’s. gmN is the transconductance of the MOS
buffer driver transistor.
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Fig. 29. Schematic to understand signal feedthrough due to parasitic base-emitter ca-
pacitor
The equation can be simplified if we assume gmN >> GmLAo
6 and can be written
as,
Vo
Vin
=
1
A1
(
1 + sCA1
GmL
)(
1 +
s(Cgs+Cpi)
gmN
)
(
1 + s2C
GmLAo
)(
1 + s(Cgs+Cpi/2)
gmN
) (6.23)
Careful analysis hence shows that there is an extra pole zero combination formed
due to Cpi and ωz = gmN/(Cgs + Cpi);ωp = gmN/(Cgs + Cpi/2). If gmN is small then
the zero falls in band and shows us a response similar to Fig.30. Hence gmN must
be made large to ensure that this doesnot happen. It will be seen later that noise
6This makes sense because GmL is very very small because of the low frequency
corner spec.
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becomes more critical than signal feedthrough and gmN is ultimately decided by the
noise performance of the system.
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Fig. 30. Effect of feedthrough due to parasitics on AC response
3. Noise Performance
There is a gain of around 36 dB in the RIS. This ensures that the subsequent blocks
are not very critical noise wise. The main sources of noise are the input drivers, the
feedback resistance Rf , feedback buffer driver and feedback buffer current source.
One would expect the buffer noise not to come into picture as input impedance of the
driver is much smaller compared to Rpi of the bipolar and only a very small fraction
of the MOS driver noise leaks through. But the noise of the MOS transistors is so
large compared to the bipolar transistors that even after getting attenuated they still
contribute to the system noise.
For the bipolars we will be concerned about shot noise and base parasitic resis-
tance thermal noise. For the MOS we are only concerned about the thermal noise of
the transistors. The 1/f noise of the transistors is not important because of the high
pass characteristics of the transistor. Fig.31 represents a block level diagram of the
RIS in the higher frequency range when the feedback OTA(GmL in Fig.29) ceases to
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function7.The feedback connection of the Rf reduces the thermal noise performance
of the matching resistance by the gain of the feedforward amplifier [1], [3].
Ao
RF
Rmr/2
in
VoVin
Fig. 31. Block level representation of the RIS at high frequencies
The output voltage in terms of current across the feedback resistance is given by,
V 2o =
(
2AoRF
2A′ + Ao
)2
i2n (6.24)
where A′ = 2RF/Rmr, while the input to output transfer function can be written
as,
Vo
Vin
=
2AoA
′
2A′ + Ao
(6.25)
The input referred noise of the feedback resistor therefore can be written as,
v2n =
4kTRF
(A′)2
=
4kTR2mr
4RF
(6.26)
Since Rmr << RF this noise is greatly attenuated. Hence the only dominant
7The GBW of the OTA is so small the signal gets attenuated
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sources of the noise are the two input bipolar drivers, and the MOS buffer driver and
the buffer current source. The input referred noise for each is now calculated.
Ao
RF
Rmr/2
VoVin
nv
2
Fig. 32. Block level representation of the RIS at high frequencies for MOS noise
The noise of the MOS driver, its MOS current source and the current noise of
the Q2(Fig.29) can be coupled to one noise source
8. After calculating the equivalent
voltage noise source(by also including the voltage noise of Q1,Q2) at the input of Q2
in Fig.17 we can simplify the diagram as in Fig.32. The output noise transfer function
is hence calculated as,
V 2o =
(
2AoA
′
2A′ + Ao
)2
v2n (6.27)
The current noise for Q1 when referred to the input behaves differently. For the
current noise(Fig.33) we can calculate the output voltage transfer function to be,
V 2o =
(
2AoRF
2A′ + Ao
)2
i2n ⇒ V 2in =
(
RF
A′
)2
i2n =
R2mr
4
i2n (6.28)
8The total power being the sum of the three individual noise powers.
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Fig. 33. Block level representation of the RIS at higher frequencies for BJT current
noise
Current noise due to MOS sources is ≈ 8
3
kT (gmN + gmNc) where gmNc is the
transconductance of the MOS current source; and that due to Q2 is 2qIB +
2qIC
|β(jω)|2
9.
The input voltage noise hence can be written as,
v2n1 =
(
8
3
kT (gmN+gmNc)+
(
2qIB+
2qIC
|β(jω)|2
))∣∣∣∣ 1gmN +Gpi + jω(Cpi + Cgs)
∣∣∣∣2 (6.29)
The current noise of Q1 is modified by |Rmr/2|2. Hence assuming matched input
transistors the total noise can be written as,
v2n =
(
8
3
kT (gmN + gmNc) +
(
2qIB +
2qIC
|β(jω)|2
))∣∣∣∣ 1gmN +Gpi + jω(Cpi + Cgs)
∣∣∣∣2
+
(
2qIB +
2qIC
|β(jω)|2
)∣∣∣∣Rmr2
∣∣∣∣2 + 2 · (4kTrb)(6.30)
rb is the parasitic base resitance of the BJTs. The tradeoff here is between the
voltage noise(4kTrb) and the current noise. Increasing the sizes of the input drivers
reduces the effect of the parasitic resistance. At the same time if high frequency per-
9β is a function of frequency, see Eq (6.9)
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formance is desired, larger transistors require higher currents. High currents increase
the shot noise in the transistors, increasing the current noise. Hence the sizes of the
transistors must be optimally chosen for low noise.
One important effect in the bipolars [6] on input referred noise is due to the
degradation of the current gain(β) of the transistors with frequency. The current gain
bandwidth is less than the voltage bandwidth and this shows on the input referred
noise which starts increasing after a certain point of time. This is clearly seen in
Eq. (6.30).
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Fig. 34. Cascode bias circuit noise
It is also important to carefully bias the transistors because unnecessary bias
circuitry can add to noise. Fig.34 shows the simplified diagram of the RIS. When the
cascode transistors are biased with the same circuit then all its noise becomes common
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mode. A noise perturbation in one cascode transistors also means a correlated noise
disturbance at the corresponding cascode transistor in the other half.
D. Proposed Backend of the Preamplifier
LPF
From RIS
Q1 Q2
Q3 Q5 Q6
Q7 Q8
Q10
Q4
Q14Q13
Q12Q11
Q9
To RSA
Programmable Bandwidth
Programmable Bandwidth
Fig. 35. Read middle amplifier schematic
The Backend of the preamplifier is divided into two subblocks, RMA and RSA.
The RMA is that part of the preamp which has programmable bandwidth and high
pass corners incorporated in it. The RSA has programmable gain and is the output
stage of the preamplifier that needs to drive the signal to the read channel. Fig.35
represents the schematic diagram of the RMA. The details of the low pass filter are
shown in Fig. 36.
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Fig. 36. Low pass filter used in the RMA
The core of the both these blocks is the multiplexer/summer block. The conven-
tional implementation is using cascode blocks(Fig.37). The low impedance node of
the cascoded transistors is used for the multiplexing/summing.
But cascodes need high voltage head room to operate. For low voltage applica-
tions the translinear amplifier can be used. The translinear amplifier is commonly
used in VGA’s as multipliers [9]. The low impedance node in the translinear ampli-
fier can be used with the same functionality as that of the cascode. Fig.38 shows a
translinear circuit with the small signal current distribution.
Assuming that the emitter degeneration is large enough, we can assume that the
voltage to current conversion is linear. So large signal voltage V1 can be written as,
V 1 = VT ln
(
Ib + i
Ib − i
)
(6.31)
Also the output currents in the differential pair(Q5-Q6) can be written as,
V 1 = VT ln
(
Ib − i1
Ib + i1
)
(6.32)
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Fig. 37. Cascode structure used for multiplexing/summing
Vout = 2i1RL;Vin = iRdeg (6.33)
Hence we can write,
Vout
Vin
= −2RL
Rdeg
(6.34)
Since this is a large signal analysis, linearity is dependant only on the input
degeneration. Output voltage range is higher for the translinear circuit by at lease
Vbe. When the output voltage comes down in the translinear circuit it needs to be
above the collector voltages of Q3-Q4. For the cascode they need to be above the
base bias of the cascoded transistors which at least Vbe above the collector voltages
of Q3-Q4.
The signal in the RMA is sent through a low pass filter and then subtracted
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Fig. 38. Translinear circuit
from itself to generate the high-pass corner. The low pass filter has programmable
bandwidth and hence we have the programmable high-pass corners. Programmable
bandwidth of the preamplifier is obtained by connecting a bank of capacitors across
the resistance receiving the signal from the RIS as shown in Fig.35.
The RSA(Fig. 39) has a translinear circuit at its core. The different branches are
switched for gain programmability. The output stage(Fig.40) is an emitter follower
followed by a resistive termination to the output flex connecting the preamplifier to
the read channel. Rch is the matched impedance seen by the flex connecting the
preamplifier to the read channel.
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CHAPTER VII
POST LAYOUT SIMULATION RESULTS
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Fig. 41. Block level representation of the final circuit
The post layout simulations of the preamplifier are summarized here. Of the many
parasitics the capacitance of the interconnect to other interconnects and the substrate
are crucial for the high frequency performance of the circuit. These are modeled in
the IBM5HP toolkit as Raphael capacitors and can be utilized by including them
during the extraction of the layout for high frequency simulations. The package
parasitics of the LQFP48A have also been added in the final simulations(Fig.41).
The chip has reverse biased diodes connected to the supplies for bias pins protection
against ESD(Electro Static Discharge). For floating nodes additional protection has
been provided by connecting the gates to series resistance and protecting them from
voltage spikes due to charge dumping on the gates.
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Fig. 42. Higher bandwidth of the preamplifier
A. Results
Tables III,IV,V give the important circuit parameters of the 3 blocks of the pream-
plifier. The frequency response of the preamplifier is shown in Fig.42 for different
bandwidths. Single bit programmability has been incorporated for the gain and
bandwidth while its 2-bit for the high pass corners. Fig.43 shows the gain of the
preamplifier. The response of the preamplifier is broadband with a high pass corner.
The different gains of the preamp are 42 dB and 47.6 dB. The DC rejection is < -40
dB. A 150 mV offset at the input appears as 1.5 mV offset at the output which is not
a problem.
Fig.42 and Fig.44 show the different bandwidths of the preamplifier. The higher
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Fig. 43. Variable gain of the preamplifier
bandwidth is 1.76 GHz while the lower bandwidth is 1.47 GHz. This programmability
is included in case noise becomes more critical than the bandwidth while reading a
particular section of the data. Though the change in SNR might seem very small,
Hard Disk Drives require very small Bit Error Rates(BER) to function and even small
changes in the SNR can affect the BER.
Variable high pass corners are needed in the preamplifier to help it recover faster
while moving from write mode to read mode. Lower corners are needed only while
reading the servo information which is low frequency. Fig.45 shows the different
programmed corners of the preamplifier. The corners are supposed to be at 250KHz,
500KHz, 1MHz and 2MHz with a allowed variation of ±10%.
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Fig. 44. Lower bandwidth of the preamplifier
The input resistance of the preamplifier needs to match 70Ω characteristic impedance
of the flex. The matching needs to be resistive because it is over a broad band of
frequency. Fig.46 shows the overall response of the input resistance. The high input
resistance at lower frequencies shows the effect of feedback at low frequencies that
holds the base of one of the input drivers and prevents the diff-pair from drawing any
signal current.
At higher frequencies, the feedback dies down and lets Rf feedback take over.
Zooming into Fig.46 the input resistance over a broad range of frequencies looks like
Fig.47. The input resistance starts increasing at high frequencies. This is because of
the inductive effect of the feedback bipolar transistor. At low frequencies the output
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Fig. 45. High pass corners of the preamplifier
impedance of this bipolar is close to re but at high frequencies it rises due to the
coupling of the load resistance through the Cbe capacitor.
The preamplifier output needs to be around 300 Vpp. This is shown in Fig.48.
Fig.49 shows a HD3= 60dB.
Table II summarizes the final results of the preamplifier. The preamplifier has
not been tested for process, supply and temperature variations. Even though the
empirical rule for the bandwidth requirement for 3 Gb/s data rates is 0.6∗Data-rate,
preamplifiers with bandwidths equal to 0.5∗Data-rate also work well. The optimiza-
tion for process, supply and temperature variations should ensure a bandwidth of at
least 1.5 GHz. The final layout is shown in Fig. 53.
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Fig. 46. Overall input resistance
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Fig. 47. Input resistance of the preamplifier
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Fig. 48. Output transient response of the preamplifier
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Fig. 49. Output THD of the preamplifier
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Table II. Final results of the preamplifier.
Sno Parameters Values
1 Gain 42/47dB
2 Bandwidth 1.47/1.75 GHz
3 High Pass Corner 0.25/0.5/1/2 KHz
4 Noise 1.94 nV√
Hz
at 100 MHz
5 THD 0.13%, Voutpp = 300mV
6 Rin 70 Ω
7 PSRR < −50dB
8 CMRR < −50dB
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Fig. 50. RIS half circuit
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Table III. Important circuit parameters and bias currents of RIS(Fig.50).
Sno Parameters Values
1 Q1,Q2(emitter area) 3× 20µm× 0.5µm
2 Q3,Q4(emitter area) 5µm× 0.5µm
3 Q5 2.5µm× 0.5µm
4 M1 W
L
= 30× 40µm
1µm
5 M2 W
L
= 40µm
1µm
6 RF ,RL 2.85KΩ,800Ω
7 C2,C1 200fF ,45fF
8 Ib 12mA
IbIb b
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Vout
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Fig. 51. Translinear core of the RMA
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Table IV. Important circuit parameters and bias currents of RMA(Fig.51).
Sno Parameters Values
1 Qk(k=3-4) 5µm× 0.5µm
2 Qk(k=7-8) 5µm× 0.5µm
3 Qk(k=13-14) 5µm× 0.5µm
4 Rdeg,RL 800Ω
5 Ib 750µA
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Sw
Sw
b2I
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Vout
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Q10Q9
Sw
Q7 Q8
M2 M3 M4M1
Fig. 52. RSA schematic
Table V. Important circuit parameters and bias currents of RSA(Fig.52).
Sno Parameters Values
1 Qk(k=3-10) 5µm× 0.5µm
2 Mk(k=1-4) W
L
= 6× 20µm
2µm
3 Rdeg1,Rdeg2,RL 1KΩ,2KΩ,1.6KΩ
4 Ib 750µA
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Fig. 53. Final layout of the preamplifier
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CHAPTER VIII
CONCLUSIONS
The preamplifier has been designed for a TGMR read head whose resistance hovers
around 240Ω. With the gain and noise specifications to be met the input transistors
are large enough to present parasitic capacitances > 0.5pF . This puts the input pole
at ≈ 2.6GHz. The large input resistance of the read head hence limits the speed of
the preamplifier for the used process. The input capacitance can be reduced at the
cost of noise performance by reducing the transistor areas.
Low noise requirements require the matching resistance to be placed in feedback.
Any high frequency loop will have a tendency to be unstable because of the absence
of a dominant pole. Introduction of a zero in the loop stabilizes it without effecting
the high frequency response of the circuit. The need to stabilize the loop creates more
limitations on the bandwidth of the preamplifier.
There is a tradeoff between voltage noise and current noise. The voltage noise is
determined predominantly by the parasitic base resistance of the drivers. To reduce
this noise large area transistors are used which have lesser base parasitic resistance.
For high frequency operations therefore large currents must be pumped1. This in-
creases the shot noise of the drivers which leads to an increase in current noise. For
low noise this tradeoff must be optimized.
Signal feed-through due to parasitic capacitors creates unwanted zeroes in the
current architecture. For proper functioning of the system these must be pushed out
of the band of interest.
As the signal becomes larger in the later stages, linearity becomes important.
1The ft of bipolars is dependant on biasing.
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Translinear circuits provide us with a way of realizing the preamplifier functions
using low supplies without compromising on linearity.
A. Future Work
The preamplifier is the interface between the read channel and the magnetic media.
It is therefore required to read the data from the media to the read channel as well
as write the data sent by the read channel onto the magnetic media.
This project deals only with the read path of the preamplifier. The writing of
data onto the magnetic data, at the rates which the read path has been designed and
for limited supplies, can be quite challenging.
When writing and reading data at such high speeds it is necessary to switch fast
from write mode to read mode otherwise lot of time is spent in the transitions and
the advantage of reading and writing at high speeds is lost. The preamplifier needs
to be modified for fast switching between the two modes. The transition from write
to read mode is especially important.
The project could finally be extended to include the AGC and the loop filter also
in the preamplifier. High speed SiGe processes should make these designs easy and
compact. This makes the read channel an essentially digital block making it easier
to design and cheaper to fabricate.
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